Background
==========

The structure of molybdenum disulfide (MoS~2~), a layered transition metal dichalcogenide (TMD), comprises S-Mo-S in a hexagonal close-packed arrangement. Covalent bonds exist between the atoms in each layer, while the layers interact via weak van der Waals forces. Similar to extracting graphene from graphite \[[@B1]\], bulk MoS~2~ is easily split into single-layer (SL) or few-layer (FL) MoS~2~ sheets. Compared with graphene, single and multilayer MoS~2~ have a larger bandgap \[[@B2]-[@B6]\]. The presence of a large bandgap makes MoS~2~ more attractive than gapless graphene for logic circuits and amplifier devices. Single and multilayer MoS~2~ field effect transistors (FETs) have been prepared with on/off current ratio exceeding 10^8^ at room temperature, effective mobility as high as 700 cm^2^/Vs and steep subthreshold swing (74 mV/decade) \[[@B7]-[@B13]\]. MoS~2~ also shows great promise for optoelectronics \[[@B14],[@B15]\] and energy harvesting \[[@B16],[@B17]\] and other nanoelectronic applications.

MoS~2~ sheets are most commonly fabricated by micromechanical exfoliation (Scotch-tape peeling) \[[@B18],[@B19]\]. Lithium-based intercalation \[[@B20],[@B21]\], liquid-phase exfoliation \[[@B22]\], and other methods \[[@B23]-[@B25]\] have also been used to synthesize single-layer and few-layer MoS~2~. However, the yield and reproducibility of micromechanical exfoliation are poor, and the complexity of the other methods presents disadvantages to their use. Chemical vapor deposition (CVD) is a simple and scalable method for the synthesis of transition metal dichalcogenide thin films having large area. Liu et al. and Zhan et al. have successfully synthesized large-area MoS~2~ films via CVD \[[@B26],[@B27]\].

Much research has been done on single and multilayer MoS~2~ FETs where the MoS~2~ layer is fabricated by micromechanical exfoliation then transferred to Si substrates. However, few studies have addressed the electrical properties of back-gated MoS~2~ field effect transistors with Ni as contact electrodes. This study is the first to report back-gated FETs based on MoS~2~ nanodiscs synthesized directly using CVD. The MoS~2~ nanodiscs fabricated via CVD are large and uniform. We herein report upon their surface morphologies, structures, carrier concentration, and mobility, as well as the output characteristics and transfer characteristics of FETs based on these obtained MoS~2~ nanodiscs, with Ni as contact electrodes.

Methods
=======

MoS~2~ nanodiscs were deposited via CVD on n-type silicon (111) substrates covered with a 280-nm SiO~2~ layer. Figure [1](#F1){ref-type="fig"}a illustrates the CVD experimental setup, which is composed of five parts: a temperature control heating device, a vacuum system, an intake system, a gas meter, and a water bath. The Si substrates were placed in the center of a horizontal quartz tube furnace, after being ultrasonically cleaned with a sequence of ethanol and deionized water and dried with N~2~. A MoS~2~ solution was formed by adding 1-g analytical grade MoS~2~ micro powder to 200 mL of diluted sulfuric acid with stirring for 5 min at room temperature. The solution was then moved in a beaker flask that was placed in a water bath with a constant temperature of 70°C to improve the solubility of the powder. Before deposition, the furnace was evacuated to 10^−2^ Pa and heated to 300°C for 10 min to remove moisture. To deposit the MoS~2~ film, Ar gas with a volume ratio of 10 to 30 sccm was flowed into the MoS~2~ solution, carrying MoS~2~ molecules into the furnace\'s reactive chamber, which was kept at a constant temperature of 550°C and a working pressure of 50 Pa for 10 min to obtain uniform growth. The nanodiscs were formed by the adsorption and deposition of MoS~2~ molecules onto the SiO~2~/Si substrates. To improve the quality of the discs, and their ability to form electrical contacts, the samples were further annealed at 850°C for 30 min in Ar. Finally, the furnace was slowly cooled back down to room temperature and the samples were removed. Some of the MoS~2~ discs were set aside as representative samples for characterization of surface morphologies and structures, and the others were used to fabricate MoS~2~ back-gated FETs.

![**Schematic view of experimental setup and MoS**~**2**~**nanodisc-based back-gated FET. (a)** Schematic view of the experimental setup of CVD. **(b)** MoS~2~ FET with 50-nm-thick Ni as contact electrodes together with electrical connections. The channel is the MoS~2~ nanodiscs, and 280-nm SiO~2~ serves as gate dielectric. The length and width of the channel are 1.5 and 5 μm, respectively.](1556-276X-9-100-1){#F1}

Figure [1](#F1){ref-type="fig"}b is a schematic of a MoS~2~ back-gated FET. The source and drain electrodes were formed by lithographic patterning, and Ni electrodes were sputtered onto them using magnetron sputtering technology. The MoS~2~ nanodiscs serve as the channel, whose length and width are 1.5 and 5 μm, respectively. The back gate of the FET was completed by sputtering a 50-nm-thick Ni layer on the back of the Si substrate.

The surface morphology and crystalline structure of the MoS~2~ discs were analyzed by atomic force microscopy (AFM) and X-ray diffraction (XRD), respectively. The electrical properties of the samples were measured using a Hall Effect Measurement System (HMS-3000, Ecopia, Anyang, South Korea) at room temperature. The electrical properties of the MoS~2~ nanodisc-based FETs, configured as shown in Figure [1](#F1){ref-type="fig"}b, were measured using a Keithley 4200 semiconductor characterization system (Cleveland, OH, USA).

Results and discussion
======================

Figure [2](#F2){ref-type="fig"}a shows the AFM topographic image of the MoS~2~ discs deposited on the Si substrates. The MoS~2~ nanodiscs are round and flat, with a diameter of 100 nm and a thickness of around 5 nm, which is equal to the thickness of a few MoS~2~ layers. The uniform color of the MoS~2~ nanodiscs in the AFM image, as well as the line profile corresponding to a cross section of the sample, indicating that the nanodiscs all have approximately equal thickness. Figure [2](#F2){ref-type="fig"}b shows a three-dimensional image of the MoS~2~ nanodisc film, which further confirms the high quality of the MoS~2~ nanodisc film.

![**AFM image and three-dimensional distribution of the MoS**~**2**~**film. (a)** An AFM image of the MoS~2~ nanodisc film deposited on the SiO~2~/Si substrate. **(b)** Three-dimensional distribution of the MoS~2~ nanodiscs.](1556-276X-9-100-2){#F2}

Figure [3](#F3){ref-type="fig"}a shows XRD patterns of the obtained MoS~2~ nanodiscs. Because the intensities of the diffraction peaks differed too widely to be presented in a single plot, the larger plot shows the diffraction peaks in the range of 10° to 60°, while the small insert shows the diffraction peaks that appear between 60° and 70°. Over the whole range of diffraction angles, the MoS~2~ nanodiscs exhibit eight diffraction peaks, located at 14.7°, 29.5°, 33.1°, 47.8°, 54.6°, 56.4°, 61.7°, and 69.2°. They are assigned, respectively, to the diffraction planes (002), (004), (100), (105), (106), (110), (112), and (108) of MoS~2~ according to data from the JPDS. The presence of these peaks demonstrates that the obtained MoS~2~ nanodiscs exhibit a variety of crystal structures. Moreover, the obtained diffraction peaks are rather sharp, which shows that the MoS~2~ nanodiscs are crystalline over a large area. The peak corresponding to the (108) crystal face is much more intense than the other peaks, indicating that the discs have a strong tendency to adopt the (108) crystal orientation during their growth.

![**Properties of the MoS**~**2**~**nanodiscs. (a)** XRD pattern of the obtained MoS~2~ nanodiscs for the diffraction angle in the range of 10° \~ 60°. Inset: the diffraction spectrum of MoS~2~ nanodiscs for the diffraction angle in the range of 60° \~ 70°. **(b)** The surface current-voltage curves of the MoS~2~ nanodiscs. Inset: the layout of four measured points on the MoS~2~ disc film.](1556-276X-9-100-3){#F3}

The surface current-voltage (*I*-*V*) properties, surface carrier concentration and mobility of the obtained MoS~2~ nanodiscs are very sensitive to the quality of the film. Figure [3](#F3){ref-type="fig"}b shows the surface *I*-*V* properties of the MoS~2~ nanodisc film. The inset shows the layout of the four measurement points on the MoS~2~ nanodisc film. The *I*-*V* curves measured between any two points show a perfect linear dependence, which indicates that the deposited MoS~2~ nanodiscs have good conductivity. The measured carrier concentration of the MoS~2~ discs is about 3.412 × 10^6^ cm^−2^, and their electron mobility is as high as 6.42 × 10^2^ cm^2^/Vs. This mobility value is higher than previously reported values (2 to 3 × 10^2^ cm^2^/Vs) for single and multilayer MoS~2~\[[@B19],[@B28]\]. This significant increase of room-temperature mobility value in our MoS~2~ may result from the MoS~2~ nanodisc structure. The mobility of SL MoS~2~ is generally smaller than bulk MoS~2~ because of the larger phonon scattering \[[@B29]\]. However, FL MoS~2~ exhibits fewer dangling bonds and defect states than does SL MoS~2~, significantly decreasing the phonon scattering. The lattice scattering in the two-dimensional (2D) nanodiscs should be even lower, due to their surface roughness and boundaries. The above findings clearly demonstrate that the MoS~2~ nanodiscs fabricated via CVD have uniform morphologies, structures, and electrical properties.

The electrical properties of the MoS~2~ nanodisc-based back-gated FETs, with Ni as the source, drain, and back gate contacts were next investigated at room temperature. Figure [4](#F4){ref-type="fig"}a shows the relationship between the gate current (*I*~GS~) and the gate voltage (*V*~GS~) of the transistor at a drain voltage (*V*~DS~) of 5 V. The current through the device increases exponentially with the applied positive voltage, and tends to be almost zero under the revised voltage, showing that the MoS~2~ transistor is a good rectifier.

![**The current--voltage behavior of back-gated MoS**~**2**~**transistor. (a)** Gate current *I*~GS~ versus gate voltage *V*~GS~ behavior of back-gated MoS~2~ transistor at room temperature for the drain voltage *V*~DS~ value of 5 V. **(b)** Output characteristics of back-gated MoS~2~ transistors at room temperature for *V*~GS~ values of 0, 5, 10, 15, and 20 V.](1556-276X-9-100-4){#F4}

Figure [4](#F4){ref-type="fig"}b displays the output characteristics (drain current *I*~DS~ versus drain voltage *V*~DS~) of back-gated MoS~2~ transistors at room temperature for *V*~GS~ = 0, 5, 10, 15, and 20 V. For small *V*~GS~, the current *I*~DS~ shows an exponential dependence on *V*~DS~ at low *V*~DS~ values, which results from the presence of a sizable Schottky barrier at the Ni-MoS~2~ interface \[[@B12]\]. Then, for larger values of *V*~GS~, the relation between *I*~DS~ and *V*~DS~ becomes linear as *V*~DS~ increases, which is consistent with the previously reported findings \[[@B12]\]. The barrier height at larger *V*~GS~ is lower that has been previously demonstrated in greater detail \[[@B12],[@B30],[@B31]\]. Thus, the channel can give rise to thermally assisted tunneling, which is responsible for the linear relationship between *I*~DS~ and *V*~DS~. Finally, when *V*~DS~ increases above a certain value, the current *I*~DS~ becomes saturated, achieving the output properties of a traditional FET.

Figure [5](#F5){ref-type="fig"}a shows the transfer characteristics (*I*~DS~/*V*~GS~) of the back-gated MoS~2~ transistor at room temperature for *V*~DS~ = 1 V. It is clear that the gate leakage of the FET is negligible and the on/off current ratio can be up to 1.9 × 10^5^, larger than that in the WSe~2~-based FETs at low temperature \[[@B32]\], which demonstrates that the MoS~2~ transistor can be easily modulated by the back gate. Moreover, the Fermi level of Ni is close to the conduction band edge of MoS~2~, consistent with earlier reports \[[@B7],[@B12]\], which makes MoS~2~ transistors exhibit mostly n-type behavior. Figure [5](#F5){ref-type="fig"}b shows the variation of the device transconductance *g*~m~ (*g*~m~ = d*I*~DS~/d*V*~GS~) with *V*~GS~ at *V*~DS~ = 1 V. The extracted maximum *g*~m~ is about 27μS (5.4 μS/μm) within the entire range of *V*~GS~, better than previously reported values \[[@B7],[@B12]\]. The field effect mobility μ also can be obtained based on the conventional dependence of μ = *g*~m~ \[*L*/(*W · C*~OX~ *· V*~DS~)\] at *V*~DS~ = 1 V, where *g*~m~ is the maximum value of *g*~m~, and *L* and *W* are the length and width of the channel, and *C*~OX~ = 1.1 × 10^−4^ F/m^2^ is the gate capacitance per unit area \[[@B33]\]. *C*~OX~ is equal to *ϵ*~OX~/*d*~OX~, where *ϵ*~OX~ is the dielectric constant and *d*~OX~ is the thickness of the gate dielectric. Using this relationship, the field effect mobility μ is as high as 368 cm^2^/Vs, comparable to that of single and multilayer MoS~2~ FETs \[[@B7],[@B10],[@B12],[@B26],[@B34]\]. Note that the field effect mobility is lower than the electron mobility of the MoS~2~ nanodiscs, which is likely due to the presence of scattering and defect states.

![**Transfer characteristics of back-gated MoS**~**2**~**transistor (a) and device transconductance versus gate voltage (b). (a)** Transfer characteristics of MoS~2~ transistor at room temperature for the *V*~DS~ value of 1 V on logarithmic (left axis) and linear scales (right axis). **(b)** Device transconductance *g*~m~ (defined as *g*~m~ = d*I*~DS~/d*V*~GS~) versus gate voltage *V*~GS~ at *V*~DS~ = 1 V.](1556-276X-9-100-5){#F5}

Conclusions
===========

Using CVD, we have fabricated uniform MoS~2~ nanodiscs, organized into thin films with large area and having good electrical properties. The nanodiscs were incorporated into high-performance back-gated field effect transistors with Ni as contact electrodes. The transistors have good output characteristics and exhibit typical n-type behavior, with a maximum transconductance of approximately 27 μS (5.4 μS/μm), an on/off current ratio of up to 1.9 × 10^5^ and a mobility as high as 368 cm^2^/Vs, comparable to that of FETs based on single and multilayer MoS~2~. These promising values along with the very good electrical characteristics, MoS~2~ transistors will be the attractive candidates for future low-power applications.
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